Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS pseudo-NMOS programmable capacitance time vernier and method of calibration

CMOS pseudo-NMOS programmable capacitance time vernier and method of calibration

US Patent 5214680 · Granted May 25, 1993

Estimated economic value: $41,257,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for predicting failure of a component2025
Method and system for recording and analyzing large amounts of data2024
Method and apparatus for predicting failure of a component2024
Data recording and analysis system2022
Self-care self-tuning wireless communication system for peer mobile devices2022
Apparatus and method for interactively viewing and clustering data segments from2021
Multi-channel triggering apparatus and method2021
System for generating output comparing attributes of items2020
Mobile battery consumption analysis system and method of operating on delta char2019
Closed-loop self-care apparatus and messaging system for customer care of wirele2019
Self-care self-tuning wireless communication system2019
Self-care self-tuning wireless communication system2018