Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming PN junction isolation regions by forming buried regions of doped polycrystalline or amorphous semiconductor

Method for forming PN junction isolation regions by forming buried regions of doped polycrystalline or amorphous semiconductor

US Patent 5212109 · Granted May 18, 1993

Estimated economic value: $5,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Control device of motor driven vehicle, control method of motor driven vehicle a2022
Method for bonding solid electrolyte layer and electrodes, method for manufactur2022
Insulated gate tunnel-injection device having heterojunction and method for manu2007
High reverse voltage silicon carbide diode and method of manufacturing the same 2007
Groove-type semiconductor device1997
Motor driving circuit with surge detection/protection and its structure in a sem1997
Lateral double-diffused mosfet1997
Target position detecting apparatus and method utilizing radar1997
Method of manufacturing semiconductor device utilizing an accumulation layer1996
MOSFET circuit with separate and common electrodes1995
Lateral DMOS FET device with reduced on resistance1993
Semiconductor device with high surge endurance1993