Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing redundancy in parallel memory structures

Method and apparatus for implementing redundancy in parallel memory structures

US Patent 5204836 · Granted Apr 20, 1993

Estimated economic value: $13,470,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for discovery and installation of network devices through a2011
Emergency air system for kayaks2004
Method and apparatus for high-speed bi-CMOS differential amplifier with controll1991
Apparatus for reducing hydro-static pressure at the drill bit1988
MOS/CMOS memory cell1987
Dynamic ram with reduced substrate noise and equal access and cycle time1987
X Sense AMP memory1980