Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic process for the generation of biased pseudo-random test patterns for the functional verification of hardware designs

Dynamic process for the generation of biased pseudo-random test patterns for the functional verification of hardware designs

US Patent 5202889 · Granted Apr 13, 1993

Estimated economic value: $7,853,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, method and device of generating a random value2011
Simultaneous computation of multiple points on one or multiple cut lines2010
Performance in model-based OPC engine utilizing efficient polygon pinning method2010
Performance in model-based OPC engine utilizing efficient polygon pinning method2010
Preparing peptide spectra for identification2009
Renesting interaction map into design for efficient long range calculations2008
High-speed internal bus architecture for an integrated circuit2008
Simultaneous computation of multiple points on one or multiple cut lines2008
Incorporation of a phase map into fast model-based optical proximity correction 2008
Method and system for enhancing circuit design process2008
Method and system for modeling wiring routing in a circuit design2008
Method and system for embedding wire model objects in a circuit schematic design2007