Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two-level protocol for multi-component bus ownership, and implementation in a multi-processor cache write back protocol

Two-level protocol for multi-component bus ownership, and implementation in a multi-processor cache write back protocol

US Patent 5193163 · Granted Mar 9, 1993

Estimated economic value: $6,157,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ski pole with inclinometer2014
Apparatus and methods for access fairness for a multiple target bridge/router in2013
Bridge apparatus and methods for coupling multiple non-fibre channel devices to 2012
Method and apparatus for managing flow control in PCI express transaction layer2010
Multi-processor computer system having shared memory, private cache memories, an1996
Method and apparatus for parity generation1996
Lawn mower starting device1994
Method and apparatus for controlling a processor bus used by multiple processor 1994
Method and apparatus for controlling a processor bus used by multiple processor 1994
Lawn mower starting aid1993
Write-back cache with ECC protection1993
Apparatus for suppressing an error report from an address for which an error has1993