Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Lateral DMOS FET device with reduced on resistance

US Patent 5192989 · Granted Mar 9, 1993

Estimated economic value: $21,000

Assignee

Inventors

View full patent text on Google Patents →