Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed, multi-port memory cell utilizable in a BICMOS memory array

High speed, multi-port memory cell utilizable in a BICMOS memory array

US Patent 5189640 · Granted Feb 23, 1993

Estimated economic value: $4,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fractional-N phase-lock loop with delay line loop having self-calibrating fracti1999
Closed-caption decoder circuit having robust synchronization features1996
ESD low resistance input structure1989
TTL circuit with increased transient drive1989