Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processing device with multiple on-chip memory buses

Data processing device with multiple on-chip memory buses

US Patent 5175841 · Granted Dec 29, 1992

Estimated economic value: $5,676,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for physiological signal collection2023
Wireless communications systems using multiple radios2017
Wireless communications systems using multiple radios2016
Methods and apparatus to retrofit wired healthcare and fitness systems for wirel2015
Systems and networks for half and full duplex wireless communication using multi2015
Wireless physiological sensor patches and systems2015
Wireless communications systems using multiple radios2014
Integrated wireless patch for physiological monitoring2014
Methods and apparatus to retrofit wired healthcare and fitness systems for wirel2013
Microprocessor with power saving clock2007
Processing devices with improved addressing capabilities systems and methods2003
Processor integrated circuit2002