Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor integrated circuit device with guardring regions to prevent the formation of an MOS diode

Semiconductor integrated circuit device with guardring regions to prevent the formation of an MOS diode

US Patent 5168340 · Granted Dec 1, 1992

Estimated economic value: $2,525,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dummy cell structure for 1T1C FeRAM cell array2004
Dummy cell structure for 1T1C FeRAM cell array2004
Dummy cell structure for 1T1C FeRAM cell array2004
Dummy cell structure for 1T1C FeRAM cell array2003
Metal-insulator-semiconductor photocell and imager2003
Integrated capacitor on the back of a chip2002
Ferroelectric memory with bipolar drive pulses2002
Hexagonally symmetric integrated circuit cell2002
Method for manufacturing ferroelectric capacitor and method for manufacturing fe2001
Hexagonally symmetric integrated circuit cell2000
Method for manufacturing metal oxide capacitor and method for manufacturing semi2000
Method for manufacturing dielectric capacitor, dielectric memory device2000