Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor memory with multiple clocking for test mode entry

US Patent 5161159 · Granted Nov 3, 1992

Assignee

Inventors

View full patent text on Google Patents →