Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed CMOS flip-flop employing clocked tristate inverters

High speed CMOS flip-flop employing clocked tristate inverters

US Patent 5140180 · Granted Aug 18, 1992

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data shredding RAID mode2014
Use of configurable mixed-signal building block functions to accomplish custom f2009
Interconnect integrity verification2008
Relocatable built-in self test (BIST) elements for relocatable mixed-signal elem2008
Distributed relocatable voltage regulator2008
Mixed-signal functions using R-cells2008
Relocatable mixed-signal functions2007
Method of interconnect for multi-slot metal-mask programmable relocatable functi2007
Sea-of-cells array of transistors2007
Sea-of-cells array of transistors2007
Sea-of-cells array of transistors2005
Sea-of-cells array of transistors2005