Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Integrated cache SRAM memory having synchronous write and burst read

US Patent 5126975 · Granted Jun 30, 1992

Estimated economic value: $1,705,000

Assignee

Inventors

View full patent text on Google Patents →