Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method of reducing phase jitter in a phase lock loop

Circuit and method of reducing phase jitter in a phase lock loop

US Patent 5126693 · Granted Jun 30, 1992

Estimated economic value: $3,108,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current-starving in tunable-length delay (TLD) circuits employable in adaptive c2020
Lossy MIM capacitor for on-die noise reduction2019
Implementing CML multiplexer load balancing2010
Circuit and method for compensating a phase detector2003
Minimizing recovery time2001
Circuit and method for minimizing recovery time2000
VCO power-up circuit for PLL and method thereof1994
Phase-lock-loop lock indicator circuit1991
CMOS power-on reset circuit1990