Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for handling faults of vector instructions causing memory management exceptions

Method and apparatus for handling faults of vector instructions causing memory management exceptions

US Patent 5113521 · Granted May 12, 1992

Estimated economic value: $9,745,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processors, methods, systems, and instructions to support live migration of prot2025
Restricting usage of encryption keys by untrusted software2024
Device, method and system to supplement a skewed cache with a victim cache2024
Supporting secure memory intent2024
Apparatus and method for speculative execution information flow tracking2023
Processors, methods, systems, and instructions to support live migration of prot2023
Restricted speculative execution mode to prevent observable side effects2023
Platform attestation and registration for servers2022
Memory initialization in a protected region2022
Co-existence of trust domain architecture with multi-key total memory encryption2022
Supporting secure memory intent2022
Secure memory repartitioning technologies2021