Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processor integrated circuit with selectable multiplexed/non-multiplexed address and data modes of operation

Data processor integrated circuit with selectable multiplexed/non-multiplexed address and data modes of operation

US Patent 5086407 · Granted Feb 4, 1992

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Statistical power indication monitor for purpose of measuring power consumption2016
Clock signal alignment for system-in-package (SIP) devices2016
Multiple data rate memory with read timing information2015
Multiple data rate memory with read timing information2015
Circuit for controlling data communication with synchronous storage circuitry an2010
Testing self-repairing memory of a device2009
Testing self-repairing memory of a device2006
Method and system for executing instructions in an application-specific micropro2001
Processor with multiple execution pipelines using pipe stage state information t2000
Data processing system and method thereof2000
Method and apparatus for performing page mode accesses1999
Programmable read/write access signal and method therefor1999