Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SOI layout for low resistance gate

SOI layout for low resistance gate

US Patent 5079604 · Granted Jan 7, 1992

Estimated economic value: $1,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
SRAM cell having an n-well bias2020
SRAM cell with T-shaped contact2019
SRAM cell with T-shaped contact2018
Quick-assembly bicycle components2018
Quick-assembly front end for bicycles2018
Integrated circuit with low power SRAM2018
Read assist for an SRAM using a word line suppression circuit2016
Body bias coordinator, method of coordinating a body bias and sub-circuit power 2015
Read assist circuit for an SRAM, including a word line suppression circuit2015
SRAM cell parameter optimization2015