Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable time delay circuit for digital logic circuits

Programmable time delay circuit for digital logic circuits

US Patent 5063311 · Granted Nov 5, 1991

Estimated economic value: $8,311,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for measuring time and structure therefor2000
Wiping contacts2000
Method for measuring time and structure therefor1998
Method for testing integrated devices1997
Cantilever spring and method for temporarily coupling a semiconductor device to 1996
Integrated circuit test with programmable source for both AC and DC modes of ope1995
Apparatus and method of correcting loss of test contact continuity1995
Method and apparatus for picking and placing an article1995
Micromachined semiconductor probe card1992
Packaged semiconductor device handler1992
Antimetastable state circuit1991
Method and apparatus for testing high pin count integrated circuits1991