Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing of integrated circuits using clock bursts

Testing of integrated circuits using clock bursts

US Patent 5049814 · Granted Sep 17, 1991

Estimated economic value: $3,612,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

In-design real-time electrical impact verification flow2019
Determining the resistance of a conducting structure2018
High performance design rule checking technique2015
Low-overhead multi-patterning design rule check2014
Real time DRC assistance for manual layout editing2014
High performance design rule checking technique2014
High performance design rule checking technique2014
Low-overhead multi-patterning design rule check2014
Real time DRC assistance for manual layout editing2014
Real time DRC assistance for manual layout editing2013
High performance DRC checking algorithm for derived layer based rules2013
High performance design rule checking technique2013