Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated semiconductor device including an insulated-gate field effect transistor biased to a constant level in order to produce a negative differential drain conductance zone

Integrated semiconductor device including an insulated-gate field effect transistor biased to a constant level in order to produce a negative differential drain conductance zone

US Patent 5039958 · Granted Aug 13, 1991

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for transmitting a digital signal between at least two transmitters and a2013
Multiple-input-multiple-output transmission using non-binary LDPC coding2013
Construction of parity-check matrices for non-binarys LDPC codes2013
High-speed module, device and method for decoding a concatenated code2007
Photonic radiation sensor of large dimensions2001
Process for transmitting information bits with error correction coding and decod2000
Process for transmitting information bits with error correction coding, coder an2000
Multicolor photonic radiation detector1999
Method for detecting information bits processed by concatenated block codes1996
System for converting an infrared image into a visible or near infrared image1994
Integrated semiconductor device with an insulated-gate field effect transistor h1992
Integrated semiconductor device with an insulated-gate field effect transistor h1992