Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › "Method for reducing masking of errors when using a grid-based, ""cross-check"" test structure"

"Method for reducing masking of errors when using a grid-based, ""cross-check"" test structure"

US Patent 5038349 · Granted Aug 6, 1991

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High density, high availability compute system2021
Liquid cooled open compute cold plate2020
Liquid cooled open compute project rack insert2020
Vehicle sound simulation system2014
Cooling system for contact cooled electronic modules2011
Multicast packet duplication at random node or at egress port with frame synchro2004
Phase re-alignment of SONET/SDH network switch without pointer manipulation2004
Adaptive fault-tolerant switching network with random initial routing and random2003
Nonvolatile reprogrammable interconnect cell with FN tunneling device for progra2001
Floating gate FGPA cell with separated select device1998
General purpose, non-volatile reprogrammable switch1998
Technique to prevent deprogramming a floating gate transistor used to directly s1995