Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiplexed encoder and decoder with address mark generation/check and precompensation circuits

Multiplexed encoder and decoder with address mark generation/check and precompensation circuits

US Patent 5028922 · Granted Jul 2, 1991

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solar tracking skylight system for illumination2012
Electrohydrodynamic evaporator device2007
Electrohydrodynamic condenser device2007
Apparatus for two-dimensional inverse discrete cosine transform1997
Apparatus for two-dimensional discrete cosine transform1997
Code table reduction apparatus for variable length decoder1997
Real time two-dimensional discrete cosine transform/inverse discrete cosine tran1997
Transpose memory for DCT/IDCT circuit1996
Single ram multiple-delay variable delay circuit1995
Partial carry-save pipeline multiplier1995
Cascadable multi-pulse generator for generating one-shot pulse and delayed trigg1993
Pointer based DMA controller1991