Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual LDD submicron CMOS process for making low and high voltage transistors with common gate

Dual LDD submicron CMOS process for making low and high voltage transistors with common gate

US Patent 5024960 · Granted Jun 18, 1991

Estimated economic value: $2,397,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Silicided MOS transistor1995
DRAM process with improved polysilicon-to-polysilicon capacitor and the capacito1994
VLSI interconnect method and structure1994
Floating gate memory with improved dielectric1994
DRAM process with improved poly-to-poly capacitor1993
CMOS sidewall oxide-lightly doped drain process1992
Bistable logic device using trench transistors1992
DRAM with improved poly-to-poly capacitor1992
Process for simultaneous formation of trench contact and vertical transistor gat1991
NMOS source/drain doping with both P and As1991
Process for making CMOS device with both P+ and N+ gates including refractory me1991
Through-field implant isolated devices and method1991