{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "High resolution sample clock generator with deglitcher", "item": "https://www.patentleaderboard.com/patent/5018169"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High resolution sample clock generator with deglitcher

High resolution sample clock generator with deglitcher

US Patent 5018169 · Granted May 21, 1991

Estimated economic value: $2,245,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sliding error sampler (SES) for latency reduction in the PWM path2012
Multiplexed proportional-integral-derivative filter architecture (Mux-PID) for c2011
Gain control coding within proportional-integral-derivative filters for control-2011
Fine-resolution edge-extending pulse width modulator2010
Selectively activated multi-subcarrier (SAMS) radio transceiver measuring techni2010
Radio frequency mixer and method of operation2009
Fast adapting filter2009
Sliding error sampler (SES) for latency reduction in the ADC path2009
Digital dead-time controller for pulse width modulators2009
Harmonic rejection gated-switching mixer2009
Cascading-synchronous mixer and method of operation2009
Phase-alternating mixer with alias and harmonic rejection2008