Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bus receiver power-up synchronization and error detection circuit

Bus receiver power-up synchronization and error detection circuit

US Patent 5012442 · Granted Apr 30, 1991

Estimated economic value: $9,884,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell packaging techniques2024
J1850 application specific integrated circuit (ASIC) and messaging technique2007
Power supply start up booster circuit1995
Asynchronous-to-synchronous parallel word transfer circuit for preventing incomi1992
Improper bit combination detection circuit1990
Vehicle serial bus, mechanical instrument cluster odometer therefor1990
Serial to parallel data conversion system1989
H-driver1989
Method for chip selection and counting in a digital pulse width modulated integr1988
Method for buffered serial peripheral interface (SPI) in a serial data bus1988
Serial data bus for serial communication interface (SCI), serial peripheral inte1988
Method for serial peripheral interface (SPI) in a serial data bus1988