Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed ECL to CMOS translator having reduced power consumption

High speed ECL to CMOS translator having reduced power consumption

US Patent 5012136 · Granted Apr 30, 1991

Estimated economic value: $4,599,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Complimentary double pumping voltage boost converter2000
CMOS circuit for providing a bandcap reference voltage2000
Differential power bus comparator1998
Current limit sense circuit and method for controlling a transistor1996
Voltage level translator circuit with cascoded output transistors1995
Two stage gate drive circuit for a FET1994
BICMOS sense circuit for sensing data during a read cycle of a memory1993
BICMOS sense circuit for sensing data during a read cycle of a memory1993
Source terminated transmission line driver1992
Voltage reference circuit with power supply compensation1992
Voltage reference circuit with power supply compensation1992
Voltage regulator and method for submicron CMOS circuits1991