Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a latch up free, high voltage, CMOS bulk process for sub-half micron devices

Method of making a latch up free, high voltage, CMOS bulk process for sub-half micron devices

US Patent 5006477 · Granted Apr 9, 1991

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of making a self-aligned static induction transistor1997
Method of making FET with two reverse biased junctions in drain region1996
Magnetic field detection1996
Flash EEPROM cell and array with bifurcated floating gates1996
Field-effect transistor with structure for suppressing hot-electron effects, and1994
Method of making a self aligned static induction transistor1993
Control of backgate bias for low power high speed CMOS/SOI devices1993
Edge doping processes for mesa structures in SOS and SOI devices1991
Metal gate capacitor fabricated with a silicon gate MOS process1991
Conductive plug for contacts and vias on integrated circuits1989
Well mask for CMOS process1987