Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Two phase CMOS shift register bit for optimum power dissipation

Two phase CMOS shift register bit for optimum power dissipation

US Patent 4985905 · Granted Jan 15, 1991

Estimated economic value: $5,799,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of producing iodinated anion exchange resins2015
Filter comprising a halogen release system and chitosan2015
Halogenated resin beds2013
Circuit and methodology for transferring signals between semiconductor devices2001
Chip operating conditions compensated clock generation2000
Digital communications using serialized delay line2000
Doppler shift detector1999
On-chip operating condition recorder1998
Method of ultra-high frequency current amplification using MOSFET devices1995
Digital serializer and time delay regulator1994
Variable length shift register1990
Time variant drive circuit for high speed bus driver to limit oscillations or ri1989