Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a semiconductor integrated circuit having an interconnection wire embedded in a protective layer covering the semiconductor integrated circuit

US Patent 4983543 · Granted Jan 8, 1991

Assignee

Inventors

View full patent text on Google Patents →