Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a passivated P-N junction in mesa semiconductor structure

Method of making a passivated P-N junction in mesa semiconductor structure

US Patent 4980315 · Granted Dec 25, 1990

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-voltage punch-through bi-directional transient-voltage suppression devices h2005
Low-voltage punch-through bi-directional transient-voltage suppression devices a2003
Low-voltage punch-through bi-directional transient-voltage suppression devices h2003
Low-voltage punch-through bi-directional transient-voltage suppression devices2002
Semiconductor chips having a mesa structure provided by sawing1999
Semiconductor device having a mesa structure for surface voltage breakdown1998
High voltage silicon diode with optimum placement of silicon-germanium layers1997
Low cost method of fabricating shallow junction, Schottky semiconductor devices1997
Surge protection circuit module and method for assembling same1994
Method for making passivated mesa semiconductor1994
Passitvated mesa semiconductor and method for making same1992
Passitvated mesa semiconductor and method for making same1992