{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Enhanced counter/timer resolution in a logic analyzer", "item": "https://www.patentleaderboard.com/patent/4979177"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhanced counter/timer resolution in a logic analyzer

Enhanced counter/timer resolution in a logic analyzer

US Patent 4979177 · Granted Dec 18, 1990

Estimated economic value: $1,558,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

POS-based code driven retail transaction system configured to enable the reading2010
Method for acquiring data in a logic analyzer1991
Digital signal quality analysis using simultaneous dual-threshold data acquisiti1991
Unstable data recognition circuit for dual threshold synchronous data1990
Digital data transfer synchronization circuit and method1990
Logic waveform display apparatus1985
Logic timing diagram display apparatus1985
Programmable delay circuit1984