Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell arrangement supporting bit-serial arithmetic

Memory cell arrangement supporting bit-serial arithmetic

US Patent 4970690 · Granted Nov 13, 1990

Estimated economic value: $1,217,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Powertrain for wellsite operations and method2023
Decryption system and method for network analyzers and security programs2009
Pressure measurement2006
Liquidless seal connection2006
Multi-ported memory2005
Memory device search system and method2002
Low power, high speed communications bus2000
System, method and computer program product for superimposing attributes on hier2000
System and method for superimposing attributes on hierarchically organized file 1998
Integrated circuit with input/output pad having pullup or pulldown1996
Video system with parallel attribute interpolations1993
Bit serial multiplier with parallel-in-serial-out carry and partial product shif1991