Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable speed/power arrangement for integrated devices having logic matrices

Programmable speed/power arrangement for integrated devices having logic matrices

US Patent 4968900 · Granted Nov 6, 1990

Estimated economic value: $1,809,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for portably binding license rights to content stored on op2023
Method and apparatus for portably binding license rights to content stored on op2021
Method and system for conditional access via license of proprietary functionalit2021
Method and apparatus for protecting data via application of corrupting function 2020
Licensable function for securing stored data2020
Processing resource requests on a mobile device2020
Method and apparatus for portably binding license rights to content stored on op2019
Method and system for conditional access via license of proprietary functionalit2019
Method and system for conditional access via license of proprietary functionalit2018
Secure data storage2012
Write compensation for data storage and communication systems2006
Programmable write signal generator2003