Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock recovery circuit for digital demodulator

Clock recovery circuit for digital demodulator

US Patent 4959844 · Granted Sep 25, 1990

Estimated economic value: $8,034,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic low noise sampling of image and timing signals and signal delay compen2014
Data packet transmission system and method2000
System and method for modeling metastable state machine behavior1998
Local oscillator signal generating system for digital demodulator1992
Local oscillator signal phase acquisition system for digital demodulator1990
FIFO data storage system using PLA controlled multiplexer for concurrent reading1990
RF modem with improved binary transversal filter1988