Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for manufacturing a test-compatible, largely defect-tolerant configuration of redundantly implemented, systolic VLSI systems

Method and apparatus for manufacturing a test-compatible, largely defect-tolerant configuration of redundantly implemented, systolic VLSI systems

US Patent 4951220 · Granted Aug 21, 1990

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and device for the exposure-dependent noise correction in image sensors w2004
Apparatus for the hierarchical and distributed control of programmable modules i2001
Image-processing processor2000
Circuit arrangement for calculating matrix operations in signal processing1995
Digital neural network executed in integrated circuit technology1994
Network architecture for the programmable emulation of artificial neural network1993
On-chip intermediate driver for discrete WSI systems1993