{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method for forming low resistance, sub-micrometer semiconductor gate structures", "item": "https://www.patentleaderboard.com/patent/4939071"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for forming low resistance, sub-micrometer semiconductor gate structures

Method for forming low resistance, sub-micrometer semiconductor gate structures

US Patent 4939071 · Granted Jul 3, 1990

Estimated economic value: $1,663,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for resource management with independent real-time application2009
Method and system for scheduling the use of a computer system resource using a r2003
Method and system for resource management with independent real-time application2001
Network server supporting multiple instance of services to operate concurrently 2001
Supported metal alloy catalysts2000
Voltage-controlled resistor utilizing bootstrap gate FET2000
Method and system for scheduling the use of a computer system resource using a r1999
Method and system for scheduling the execution of threads using optional time-sp1998
On-ground swimming pool1996
Video on demand system comprising stripped data across plural storable devices w1995