Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Error log system for self-testing in very large scale integrated circuit (VLSI) units

Error log system for self-testing in very large scale integrated circuit (VLSI) units

US Patent 4932028 · Granted Jun 5, 1990

Estimated economic value: $22,703,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a digital or analog multiplexing data frame2013
Automated specification based functional test generation infrastructure2012
Dynamic mixing TDM data with data packets2008
Method of generating, transmitting, receiving and recovering synchronous frames 2008
Hybrid network to carry synchronous and asynchronous traffic over symmetric and 2007
Adaptive link quality management for wireless medium2007
Arbitration system for bus requestors with deadlock prevention1998
Dual coupled partitionable networks providing arbitration logic for managed acce1997
Memory unit with bit line discharger1997
Diagnostic protocol and display system1996
Entry level data processing system which is expandable by a factor of two to a p1995
Self-testing circuitry for VLSI units1991