Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing power consumption in on-chip memory devices

Reducing power consumption in on-chip memory devices

US Patent 4932001 · Granted Jun 5, 1990

Estimated economic value: $1,550,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inflatable interspinous spacer2015
Spinous process fixator2015
Bone-derived spacer assembly2015
Trial implant assembly2015
Facet fusion implant2015
Bone fasteners and method for stabilizing vertebral bone facets using the bone f2014
Interspinous process spacer2013
Implant frames for use with settable materials and related methods of use2011
Chisels and procedure for insertion of spinal implant in a spinal disc space2011
Adjustable instrumentation for spinal implant insertion2011
Bone fasteners and method for stabilizing vertebral bone facets using the bone f2010
Method and apparatus for dynamic voltage and frequency scaling2010