Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuitry for enabling internal test operations in a VLSI chip

Method and circuitry for enabling internal test operations in a VLSI chip

US Patent 4918378 · Granted Apr 17, 1990

Estimated economic value: $5,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of forming a digital or analog multiplexing data frame2013
Automated specification based functional test generation infrastructure2012
Dynamic mixing TDM data with data packets2008
Method of generating, transmitting, receiving and recovering synchronous frames 2008
Hybrid network to carry synchronous and asynchronous traffic over symmetric and 2007
Adaptive link quality management for wireless medium2007
Memory unit with bit line discharger1997
Self-testing circuitry for VLSI units1991
Self-testing circuitry for VLSI units1991
Self-testing circuitry for VLSI units1991
Error log system for self-testing in very large scale integrated circuit (VLSI) 1990
Error log system for self-testing in very large scale integrated circuit (VLSI) 1990