Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory control subsystem

Memory control subsystem

US Patent 4912632 · Granted Mar 27, 1990

Estimated economic value: $13,617,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for selectively detecting and bypassing inoperative module within a daisy1992
Efficient interface for the main store of a data processing system1991
Efficient interface for the main store of a data processing system1991
Adapting device for accommodating different memory and bus formats1991
Adapting device for accommodating different memory and bus formats1991
System with plural clocks for bidirectional information exchange between DMA con1991
System with plural clocks for bidirectional information exchange between DMA con1991
System with plural clocks for bidirectional information exchange between DMA con1991
Synchronization system for a closed-loop multiplex communication network1985