Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Wafer level process for fabricating passivated semiconductor devices

US Patent 4904610 · Granted Feb 27, 1990

Estimated economic value: $6,132,000

Assignee

Inventors

View full patent text on Google Patents →