Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined analog-to-digital architecture with parallel-autozero analog signal processing

Pipelined analog-to-digital architecture with parallel-autozero analog signal processing

US Patent 4894657 · Granted Jan 16, 1990

Estimated economic value: $8,381,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Auto-zeroing switched-capacitance buffer amplifiers with minus-unity voltage gai1990
Chopper-stabilized operational transconductance amplifier1990
Self-calibrating pipelined subranging analog-to-digital converter1990
Self-calibrating pipelined subranging analog-to-digital converter1990
Electronic watt-hour meter with up and down integration for error correction1989
Pulse width modulator in an electronic watt-hour meter with up and down integrat1989
Continuous mode auto-zero offset amplifier or integrator1989
Switched-capacitor watthour meter circuit having reduced capacitor ratio1989
Continuous switched-capacitor dual slope watthour meter circuit with charge inje1988
Solid state watthour meter with switched-capacitor integration1988
Low cost self-contained transformerless solid state electronic watthour meter ha1988
Differential switched-capacitor dual slope watthour meter circuit1988