Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS implementation of a built-in self test input generator (BISTIG)

CMOS implementation of a built-in self test input generator (BISTIG)

US Patent 4893311 · Granted Jan 9, 1990

Estimated economic value: $2,283,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time-based delay line analog-to-digital converter with variable resolution2018
Low-pin microcontroller device with multiple independent microcontrollers2018
Low-pin microcontroller device with multiple independent microcontrollers2018
Time-based delay line analog-to-digital converter with variable resolution2018
Method and apparatus for controlling wake events in a data processing system2018
Clock scan design from sizzle global clock and method therefor1998
CMOS bus driver circuit with improved speed1992
Inverting latching bootstrap driver with V.sub.dd *2 booting1990