Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating an integrated circuit with metal interconnecting layers above and below active circuitry

Method of fabricating an integrated circuit with metal interconnecting layers above and below active circuitry

US Patent 4889832 · Granted Dec 26, 1989

Estimated economic value: $1,564,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Business-to-business internet infrastructure2019
Data management system providing a data thesaurus for mapping between multiple d2012
System and method for providing electronic financial transaction services2010
Data management system providing a data thesaurus for mapping between multiple d2007
System and method for service transaction brokering among distributed marketplac2005
Method of making semiconductor having improved interlevel conductor insulation1995
DRAM Cell with trench capacitor and vertical channel in substrate1993
Semiconductor having improved interlevel conductor insulation1993
Vertical DRAM cell and method1992
Integrated circuit with metal interconnecting layers above and below active circ1991
Static random access memory with asynchronous power-down1990
Orthogonal chip mount system module and method1989