Home› Input/output bus for system which generates a new header parcel when an interrupted data block transfer between a computer and peripherals is resumed
Input/output bus for system which generates a new header parcel when an interrupted data block transfer between a computer and peripherals is resumed