Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed zero power reset circuit for CMOS memory cells

High speed zero power reset circuit for CMOS memory cells

US Patent 4858182 · Granted Aug 15, 1989

Estimated economic value: $1,155,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to control the signal development rate of a differential bu2003
Method and apparatus for indexing a cache2003
Monolithic programmable format pixel array2000
Memory cell array for digital spatial light modulator1997
Spatial light modulator having redundant memory cells1997
Spatial light modulator having single bit-line dual-latch memory cells1997
Color palette device having big/little endian interfacing, systems and methods1994
Gate circuits in transition detection input buffers1994
Apparatus and method for rounding operands1993
Circuitry for transferring data from a data bus and temporary register into a pl1993
Memory system including CMOS memory cells and bipolar sensing circuit1993
Method of making electrostatic discharge protection for semiconductor input devi1992