Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel binary adder having grouped stages including dynamic logic to increase carry propagation speed

Parallel binary adder having grouped stages including dynamic logic to increase carry propagation speed

US Patent 4858167 · Granted Aug 15, 1989

Estimated economic value: $1,155,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and systems for high bandwidth communications interface2025
Clock data recovery with decision feedback equalization2024
Method for measuring and correcting multi-wire skew2023
Clock data recovery with decision feedback equalization2023
Method for measuring and correcting multi-wire skew2023
Methods and systems for high bandwidth communications interface2022
Method for measuring and correcting multi-wire skew2022
Decision feedback equalization correction of eye scope measurements2021
Clock data recovery with decision feedback equalization2021
Decision feedback equalization correction of eye scope measurements2021
Clock-embedded vector signaling codes2020
Clock data recovery with decision feedback equalization2020