Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase locked loop with bounded jitter

Digital phase locked loop with bounded jitter

US Patent 4855683 · Granted Aug 8, 1989

Estimated economic value: $398,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electrical isolator fitting2022
Medication dosage timing apparatus1998
Broadband private virtual network service and system1995
Optimal frame arrangement for multiplexing a plurality of subchannels onto a fix1988
Adaptive rate multiplexer-demultiplexer1987
Frame arrangement for multiplexing a plurality of subchannels onto a fixed rate 1986
Bit compression multiplexer1985
Bit compression coding with embedded signaling1985
Data control circuit1983
Method for diluting a liquid test sample and computer controlld diluting apparat1982