Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronizer having dual feedback loops for avoiding intermediate voltage errors

Synchronizer having dual feedback loops for avoiding intermediate voltage errors

US Patent 4839541 · Granted Jun 13, 1989

Estimated economic value: $3,058,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transparent flip-flop1995
Signal translator for interconnecting CMOS and BiCMOS logic gates1993
Fast change standard cell digital logic chip1993
Module for preventing instability in integrated circuit testers1991
Semicustom chip whose logic cells have narrow tops and wide bottoms1990
Semicustom chip whose logic cells have narrow tops and wide bottoms1990
Nonsaturating bipolar logic gate having a low number of components and low power1988
Logic circuit having testability for defective via contacts1987
Three-state logic circuit for wire-ORing to a data bus1987
Integrated circuit having three power bases and proportioned parasitic resistive1986
Integrated logic circuit incorporating a module which generates a control signal1986
Pressure limiting valve, particularly for hydraulic mine props1983