Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › V.sub.DD load dump protection circuit

V.sub.DD load dump protection circuit

US Patent 4835416 · Granted May 30, 1989

Estimated economic value: $1,871,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Driver circuit that limits the voltage of a wave front launched onto a transmiss2008
Separable multi-member composite cable2006
Low current voltage supply circuit for an LCD driver2000
I.sub.cc current electromagnetic interference choke with multiple choking levels1999
Microprocessor with secure programmable read only memory circuit1997
Non-volatile memory control and data loading architecture for multiple chip proc1997
Multiple chip package processor having feed through paths on one die1997
Multiple chip processor architecture with memory interface control register for 1996
In-system programming architecture for a multiple chip processor1996
Method of making semiconductor ROM cell programmed using source mask1995
Electrostatic discharge protection for CMOS integrated circuits1994
Electrostatic discharge detection and clamp control circuit1993