Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Screenable power chip mosaics, a method for fabricating large power semiconductor chips

Screenable power chip mosaics, a method for fabricating large power semiconductor chips

US Patent 4829014 · Granted May 9, 1989

Estimated economic value: $11,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Very low leakage inductance, single-laminate transformer1996
High-frequency, low-profile inductor1995
Z-foldable secondary winding for a low-profile, multi-pole transformer1994
Barrel-wound conductive film transformer1993
Gate drive for synchronous rectifiers in resonant converters1993
Method of fabricating a high-frequency transformer1992
Low-profile multi-pole conductive film transformer1992
Method of making conductive film magnetic components1992
Half bridge device package, packaged devices and circuits1991
Conductive film magnetic components1991
High-frequency transformer1990
Hermetic semiconductor enclosure1990